

# Practical #3

- a) Please use Synopsys HSPICE to simulate the behavior and performance of your NAND gate, which you have drawn for Practical #1 by using Cadence Virtuoso.

(Deadline: 2008/10/20)